Chapter Pipe Line Hazards



2	Hazards	Pipeline Stalls	
		Return to the central problem.	
		How to keep the pipeline full and moving.	
		There are three things internal to the pipeline which cause problems – these are referred to as hazards	
		The other thing is external to the pipeline and is related to fetching both the instructions and the data from the place they are stored. This may be disk – or it may be main memory	
			Hazards


3	Memory stalls	Getting instructions	
		The instruction fetch assumes that you can get a fresh instruction every cycle.	
		That implies that the location of the instruction can be accessed with a latency of less than 1 cycle.	
		Any data wanted for the instruction must be similarly transferable to the data registers in again 1 cycle. (Data slightly less crucial – data is not normally wanted every cycle).	
		Memory does exist which allows access in a single machine cycle and this is known as cache memory.	
			Hazards

4 Cache	Cache	
	Memory which can be accessed in one cycle exists	
	Why not have all memory fast memory? It is expensive	
	But for high performance machines? It takes up more space on the chip	
	In addition There are other ways of using that space which have a greater impact on performance.	
	The larger the amount of memory that you have the harder it is to transfer in one cycle.	
		Hazards


5 Addressing memory

Direct access

Suppose you have 8 address lines ... you can access 16 locations



Of course with 8 bits you can have 256 addresses, but then you have to decode the address. Decoding takes time




A single level decode for 4 GB is 65000 by 65000 lines

6 Addressing memory


Space


If you look at a modern chip it is already dominated by memory area.

Remember every core will have local L1 and L2 Cache




The performance balance between size and speed is not all at the fastest.





Pre-fetch

Fetching 256 words takes (256 + setup) cycles Only useful is those words are required.



Suppose we transfer the word we require. (Setup + 1) cycle.

Next instruction is not in the block being transferred.

We now have to wait for the block to transfer before starting the next recovery

Might abort the transfer - this will take some time and complicated the wiring.

Might make the memory multi-port – more than one request serviced at a time. Extra complication.

Extra complication normally means: space; power; and time.


Multi-port memory is actually used.


Hazards

10 Locality	Locality For the programme we know that the standard action of the Programme Counter PC is indeed to add one.	
	This is called locality. In particular the next instruction is likely to be near the current one. Spatial Locality	
	Even better if you are executing any sort of loop you are likely to want to re-use that instruction. Temporal Locality	
	But it is also true if you access a data item you are likely to want to access a nearby data item soon after.	
	Working through an array for instance. Measurements of real programmes demonstrate that indeed they exhibit a high degree of temporal and spatial locality and the whole idea of caches is based on this observation.	Multi-port memory is actually used.
		Hazards

11	Cache	Caches are a vital part of getting a modern processor to work efficiently. How much cache How is it arranged Why do we have multi-level caches What happens when a value in cache is changed When do we eject existing data from the cache Deal with this later. Hazards	
			Hazards

12 Hazards	Pipeline Hazards Three types of problems associated with pipelining.	
	Structural Hazards Caused by resource conflicts, where two different instructions (execution overlapped) want to use the same piece of hardware.	
	Data Hazards Where an operand is not available when needed. The result of a previous unfinished instruction.	All need to be identified and corrected.
	Control Hazards Caused by jumps and branches. A jump means that the subsequent expression will not be executed, but that cannot be told until the instruction has been decoded. A branch means the subsequent expression may or may not be executed and what happens cannot be determined until some operand has been evaluated	
Effective action determines the success of the pipeline		
r r		Hazards





Structural Hazards

16 Dependence				

Data Dependence Instructions such a

Instructions such as add/multiply need to take values from memory and move them to a register.

Usually high level languages do not allow the programmer to place the variables in a particular register.

The compiler will decide which register to put the source and destination data.
There are many variables and not many registers.

Some values in the registers are intermediate and are never reused.

C = A + B

D = E*C

F = A/C

etc.

C is never used again.

17 Dependence

Register reuse

C is never used again.

It would be silly to transfer the new value from register 3 to a place in memory. It would take time **and** bandwidth

It would also be silly to transfer the value in \$R1 back to the location A, unless it is updated. Now \$R2 contains the value from B in the first line and the value from E in the second line. It is certainly a **hazard**.

Is this a problem?

```
18 False
dependence
```

Register rename


What is the connection between C and F.


None they have just been put in the same register. This is a hazard which may be solved by **register renaming.**

In other words putting one of the variables in a different register.

This is a *write after read* hazard. WAR

The hazard is due to the placement of the C and F
by the compiler and can be solved by using a
different placement.







21	Classification	True and False Dependences	
		WAR, RAR, RAW.	
		But what about when there is a true dependence. One thing is for the compiler to reorder the instructions.	
		C= A + B	renamed
			Hazards

22 Reorder	Compiler re-ordering	
	In the case where there is a true data dependence the compiler can move instructions around.	
	As long as it does not affect the calculation	
	Showed moving instructions back, but obviously also move instructions forward.	
	Will also work for false dependencies, if there are not enough registers for renaming.	
	What happened if Z=0 and F = A/Z therefore throws and exception. The code says that D = E*C has been executed. But it hasn't.	
	This is called an imprecise exception and we will come back to it.	


Hazards





ence Control Dependence


Inst2 is said to be **control dependent** on *Inst1* if 1 must complete before we know if 2 is to be executed.



$$\Delta t > 0$$
 if (F ==13.0) bnz \$R2, dest

We have to know the outcome of the test before we can decide even what the correct value of the PC.

This is the most serious of the hazards so far. Simple re-order will not solve it.



26 Hazards	Control Hazards	
	Branch prediction	
	Decision based on context branches at the end of loops are normally taken	
	Dynamic prediction: look at what is happening and make a prediction.	
	Need to keep history, can lead to prediction with 90% accuracy	
	Problem When the prediction is wrong, partially started instructions must have no long term effect.	
	The longer the pipeline, the worse the problem.	
	Delayed Branch	
	Move a instruction which does not affect the branch until after the branch. a)the branch is loaded b)the extra instruction is loaded c)The PC result of the branch is available.	
	The delay is hidden. Only used to defer for a single instruction. Useful for short branches.	
		Hazards

Data Fetch

PC or data – cache

Structural Hazard

More hardware

Data Hazard

Rename – reorder. *Out of order execution*

Control Hazard

Delayed Branch – branch prediction

Out of order execution and branch prediction and cache - we need to look at in more detail.